A JK flip-flop has its J input connected to logic level 1 and its K input to the Q
output. A clock pulse is fed to its clock input. The flip-flop will now
(a) change its state at each clock pulse
(b) go to state 1 and stay there
(c) go to state 0 and stay there
(d) retain its previous state